The Tiber (S4807PBI) IC is a POS mapper that supports Cisco's spatial reuse protocol (SRP) ring termination protocol, thus making this product well suited for emerging resilient packet ring (RPR) ...
The Centre for Development of Advanced Computing (C-DAC), under the Indian Ministry of Electronics and Information Technology (MeitY), has launched an indigenously built 1.0 GHz, 64-bit dual-core ...
SANTA CLARA, Calif. - October 19, 2009 - Tensilica, Inc. today introduced the Xtensa 8 customizable processor, the eighth generation of its market leading low-power dataplane processor cores (DPUs).
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback